Skip to content

Commit 49409f3

Browse files
committed
Update README, add simulation
Closes #7
1 parent 11afa33 commit 49409f3

File tree

1 file changed

+5
-0
lines changed

1 file changed

+5
-0
lines changed

README.md

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -12,3 +12,8 @@
1212
* [ghdl-yosys-plugin](https://github.com/ghdl/ghdl-yosys-plugin)
1313
* [yosys-slang](https://github.com/povik/yosys-slang)
1414
* [synlig](https://github.com/chipsalliance/synlig)
15+
* `simulation`: tools for simulation
16+
* [GHDL](https://github.com/ghdl/ghdl)
17+
* [iVerilog](https://github.com/steveicarus/iverilog)
18+
* [Verilator](https://github.com/verilator/verilator)
19+
* [cocotb](https://github.com/cocotb/cocotb)

0 commit comments

Comments
 (0)