We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 11afa33 commit 49409f3Copy full SHA for 49409f3
README.md
@@ -12,3 +12,8 @@
12
* [ghdl-yosys-plugin](https://github.com/ghdl/ghdl-yosys-plugin)
13
* [yosys-slang](https://github.com/povik/yosys-slang)
14
* [synlig](https://github.com/chipsalliance/synlig)
15
+* `simulation`: tools for simulation
16
+ * [GHDL](https://github.com/ghdl/ghdl)
17
+ * [iVerilog](https://github.com/steveicarus/iverilog)
18
+ * [Verilator](https://github.com/verilator/verilator)
19
+ * [cocotb](https://github.com/cocotb/cocotb)
0 commit comments