- Karimnagar
-
17:01
(UTC -12:00) - in/thirupathi-reddy-puchakayala-70b9421b6
Popular repositories Loading
-
DESIGN-AND-IMPLEMENTATION-OF-CDMA-BASED-LOW-POWER-VLSI-ROUTER
DESIGN-AND-IMPLEMENTATION-OF-CDMA-BASED-LOW-POWER-VLSI-ROUTER PublicThis project presents a scalable, high-performance VLSI router architecture for Network-on-Chip (NoC) platforms, using Code Division Multiple Access (CDMA) to enable concurrent data transfers with …
Verilog
-
AN-IOT-BASED-SMART-HELMET-WITH-REAL-TIME-COMMUNICATION-FOR-ACCIDENT-DETECTION-AND-PREVENTION
AN-IOT-BASED-SMART-HELMET-WITH-REAL-TIME-COMMUNICATION-FOR-ACCIDENT-DETECTION-AND-PREVENTION PublicThis project presents an IoT-based smart helmet system designed to improve two-wheeler rider safety through real-time communication and monitoring. It integrates sensors to detect alcohol consumpti…
C++
-
AUTOMATED-SYSTEM-MAINTENANCE-AND-CLEANUP-TOOL
AUTOMATED-SYSTEM-MAINTENANCE-AND-CLEANUP-TOOL PublicA Python-based desktop tool that automates system cleanup with email confirmation and whitelist protection.
Python
-
EMOTIONAL-STORY-BOARD-GENERATOR-FOR-FILM-MAKERS
EMOTIONAL-STORY-BOARD-GENERATOR-FOR-FILM-MAKERS PublicThe Emotional Storyboard Generator is an AI-powered web application that helps filmmakers, writers, and content creators convert film scripts into emotion-aware storyboards by analyzing the emotion…
TypeScript
-
DESIGN-AND-IMPLEMENTATION-OF-1X3-ROUTER
DESIGN-AND-IMPLEMENTATION-OF-1X3-ROUTER PublicThis project contains the RTL implementation and functional verification of a 1x3 packet router. Designed using Verilog HDL, the router accepts 8-bit data packets through a single input port and ro…
Verilog
If the problem persists, check the GitHub status page or contact support.