Skip to content
View ThirupathiReddyPuchakayala's full-sized avatar

Block or report ThirupathiReddyPuchakayala

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DESIGN-AND-IMPLEMENTATION-OF-CDMA-BASED-LOW-POWER-VLSI-ROUTER DESIGN-AND-IMPLEMENTATION-OF-CDMA-BASED-LOW-POWER-VLSI-ROUTER Public

    This project presents a scalable, high-performance VLSI router architecture for Network-on-Chip (NoC) platforms, using Code Division Multiple Access (CDMA) to enable concurrent data transfers with …

    Verilog

  2. AN-IOT-BASED-SMART-HELMET-WITH-REAL-TIME-COMMUNICATION-FOR-ACCIDENT-DETECTION-AND-PREVENTION AN-IOT-BASED-SMART-HELMET-WITH-REAL-TIME-COMMUNICATION-FOR-ACCIDENT-DETECTION-AND-PREVENTION Public

    This project presents an IoT-based smart helmet system designed to improve two-wheeler rider safety through real-time communication and monitoring. It integrates sensors to detect alcohol consumpti…

    C++

  3. AUTOMATED-SYSTEM-MAINTENANCE-AND-CLEANUP-TOOL AUTOMATED-SYSTEM-MAINTENANCE-AND-CLEANUP-TOOL Public

    A Python-based desktop tool that automates system cleanup with email confirmation and whitelist protection.

    Python

  4. EMOTIONAL-STORY-BOARD-GENERATOR-FOR-FILM-MAKERS EMOTIONAL-STORY-BOARD-GENERATOR-FOR-FILM-MAKERS Public

    The Emotional Storyboard Generator is an AI-powered web application that helps filmmakers, writers, and content creators convert film scripts into emotion-aware storyboards by analyzing the emotion…

    TypeScript

  5. DESIGN-AND-IMPLEMENTATION-OF-1X3-ROUTER DESIGN-AND-IMPLEMENTATION-OF-1X3-ROUTER Public

    This project contains the RTL implementation and functional verification of a 1x3 packet router. Designed using Verilog HDL, the router accepts 8-bit data packets through a single input port and ro…

    Verilog